Sciweavers

2 search results - page 1 / 1
» Variation tolerant logic mapping for crossbar array nano arc...
Sort
View
42
Voted
ASPDAC
2010
ACM
117views Hardware» more  ASPDAC 2010»
14 years 8 months ago
Variation tolerant logic mapping for crossbar array nano architectures
Cihan Tunc, Mehdi Baradaran Tahoori
DSN
2007
IEEE
15 years 4 months ago
Fault Tolerant Approaches to Nanoelectronic Programmable Logic Arrays
Programmable logic arrays (PLA), which can implement arbitrary logic functions in a two-level logic form, are promising as platforms for nanoelectronic logic due to their highly r...
Wenjing Rao, Alex Orailoglu, Ramesh Karri