Sciweavers

809 search results - page 17 / 162
» Variations in Cache Behavior
Sort
View
ISQED
2007
IEEE
163views Hardware» more  ISQED 2007»
15 years 6 months ago
Variation Analysis of CAM Cells
Process related variations are considered a major concern in emerging sub-65nm technologies. In this paper, we investigate the impact of process variations on different types of c...
Amol Mupid, Madhu Mutyam, Narayanan Vijaykrishnan,...
ASPDAC
2007
ACM
98views Hardware» more  ASPDAC 2007»
15 years 1 months ago
A Software Technique to Improve Yield of Processor Chips in Presence of Ultra-Leaky SRAM Cells Caused by Process Variation
- Exceptionally leaky transistors are increasingly more frequent in nano-scale technologies due to lower threshold voltage and its increased variation. Such leaky transistors may e...
Maziar Goudarzi, Tohru Ishihara, Hiroto Yasuura
EUROPAR
2010
Springer
15 years 24 days ago
Efficient Address Mapping of Shared Cache for On-Chip Many-Core Architecture
Abstract. Performance of the on-chip cache is critical for processor. The multithread program model usually employed by on-chip many-core architectures may have effects on cache ac...
Fenglong Song, Dongrui Fan, Zhiyong Liu, Junchao Z...
WAIM
2004
Springer
15 years 5 months ago
Performance Evaluations of Replacement Algorithms in Hierarchical Web Caching
Abstract. Web caching plays an important role in many network services. Utilization of the cache in each level (server, proxy, and client) of network forms a web caching hierarchy....
Haohuan Fu, Pui-on Au, Weijia Jia
ISSS
2002
IEEE
151views Hardware» more  ISSS 2002»
15 years 4 months ago
Tuning of Loop Cache Architectures to Programs in Embedded System Design
Adding a small loop cache to a microprocessor has been shown to reduce average instruction fetch energy for various sets of embedded system applications. With the advent of core-b...
Frank Vahid, Susan Cotterell