Sciweavers

809 search results - page 61 / 162
» Variations in Cache Behavior
Sort
View
ISCA
2000
IEEE
111views Hardware» more  ISCA 2000»
15 years 4 months ago
Understanding the backward slices of performance degrading instructions
For many applications, branch mispredictions and cache misses limit a processor’s performance to a level well below its peak instruction throughput. A small fraction of static i...
Craig B. Zilles, Gurindar S. Sohi
SIGCOMM
1995
ACM
15 years 3 months ago
Protocol Implementation Using Integrated Layer Processing
Integrated Layer Processing (ILP) is an implementation concept which "permit[s] the implementor the option of performing all the [data] manipulation steps in one or two integ...
Torsten Braun, Christophe Diot
ISLPED
2010
ACM
169views Hardware» more  ISLPED 2010»
15 years 1 days ago
TurboTag: lookup filtering to reduce coherence directory power
On-chip coherence directories of today's multi-core systems are not energy efficient. Coherence directories dissipate a significant fraction of their power on unnecessary loo...
Pejman Lotfi-Kamran, Michael Ferdman, Daniel Crisa...
LCPC
2005
Springer
15 years 5 months ago
Automatic Measurement of Instruction Cache Capacity
There is growing interest in autonomic computing systems that can optimize their own behavior on different platforms without manual intervention. Examples of successful self-opti...
Kamen Yotov, Sandra Jackson, Tyler Steele, Keshav ...
TC
2011
14 years 6 months ago
Software-Based Cache Coherence with Hardware-Assisted Selective Self-Invalidations Using Bloom Filters
— Implementing shared memory consistency models on top of hardware caches gives rise to the well-known cache coherence problem. The standard solution involves implementing cohere...
Thomas J. Ashby, Pedro Diaz, Marcelo Cintra