Sciweavers

289 search results - page 2 / 58
» Verification Patterns for Rapid Embedded System Verification
Sort
View
SEFM
2005
IEEE
15 years 5 months ago
From RT-LOTOS to Time Petri Nets New Foundations for a Verification Platform
The formal description technique RT-LOTOS has been selected as intermediate language to add formality to a real-time UML profile named TURTLE. For this sake, an RT-LOTOS verificat...
Tarek Sadani, Pierre de Saqui-Sannes, Jean-Pierre ...
DAC
1999
ACM
15 years 3 months ago
Verification and Management of a Multimillion-Gate Embedded Core Design
Verification is one of the most critical and time-consuming tasks in today's design processes. This paper demonstrates the verification process of a 8.8 million gate design u...
Johann Notbauer, Thomas W. Albrecht, Georg Niedris...
VLSID
2003
IEEE
180views VLSI» more  VLSID 2003»
15 years 12 months ago
Automating Formal Modular Verification of Asynchronous Real-Time Embedded Systems
Most verification tools and methodologies such as model checking, equivalence checking, hardware verification, software verification, and hardware-software coverification often fl...
Pao-Ann Hsiung, Shu-Yu Cheng
RSP
2003
IEEE
15 years 4 months ago
Verification of Timing Properties in Rapid System Prototyping
This paper addresses the need for systematic verification of timing properties of real-time prototypes, which consist of timing constraints that must be satisfied at any given tim...
Doron Drusinsky, Man-tak Shing