Sciweavers

169 search results - page 21 / 34
» Verification of Dynamically Reconfigurable Logic
Sort
View
171
Voted
POPL
2005
ACM
15 years 10 months ago
Context logic and tree update
Spatial logics have been used to describe properties of treelike structures (Ambient Logic) and in a Hoare style to reason about dynamic updates of heap-like structures (Separatio...
Cristiano Calcagno, Philippa Gardner, Uri Zarfaty
MAM
2007
157views more  MAM 2007»
14 years 9 months ago
Executing large algorithms on low-capacity FPGAs using flowpath partitioning and runtime reconfiguration
This paper describes a new method of executing a software program on an FPGA for embedded systems. Rather than combine reconfigurable logic with a microprocessor core, this method...
Darrin M. Hanna, Michael DuChene
ISORC
2000
IEEE
15 years 1 months ago
Verification of UML-Based Real-Time System Designs by Means of cTLA
The Unified Modeling Language UML is well-suited for the design of real-time systems. In particular, the design of dynamic system behaviors is supported by interaction diagrams an...
Günter Graw, Peter Herrmann, Heiko Krumm
91
Voted
WSC
2001
14 years 11 months ago
Enabling smooth and scalable dynamic 3D visualization of discrete-event construction simulations
Visualizing simulated construction operations is an effective means of communicating the logic and the inner working of simulation models in a comprehensive and comprehendible man...
Vineet R. Kamat, Julio C. Martínez
PADL
2009
Springer
15 years 10 months ago
Declarative Network Verification
Abstract. In this paper, we present our initial design and implementation of a declarative network verifier (DNV). DNV utilizes theorem proving, a well established verification tec...
Anduo Wang, Prithwish Basu, Boon Thau Loo, Oleg So...