Sciweavers

103 search results - page 17 / 21
» Verification of configurable processor cores
Sort
View
ISCA
1999
IEEE
88views Hardware» more  ISCA 1999»
15 years 1 months ago
A Scalable Front-End Architecture for Fast Instruction Delivery
In the pursuit of instruction-level parallelism, significant demands are placed on a processor's instruction delivery mechanism. Delivering the performance necessary to meet ...
Glenn Reinman, Todd M. Austin, Brad Calder
PEWASUN
2008
ACM
14 years 11 months ago
Modular network trace analysis
In this paper we present EDAT, a tool designed for the analysis of trace files from network simulations and experiments. The EDAT framework encapsulates analysis steps in extensib...
Wolfgang Kieß, Nadine Chmill, Ulrich Wittels...
82
Voted
ENTCS
2006
100views more  ENTCS 2006»
14 years 9 months ago
Towards a Logic for Performance and Mobility
Klaim is an experimental language designed for modeling and programming distributed systems composed of mobile components where distribution awareness and dynamic system architect...
Rocco De Nicola, Joost-Pieter Katoen, Diego Latell...
80
Voted
ASPLOS
2008
ACM
14 years 11 months ago
Exploiting access semantics and program behavior to reduce snoop power in chip multiprocessors
Integrating more processor cores on-die has become the unanimous trend in the microprocessor industry. Most of the current research thrusts using chip multiprocessors (CMPs) as th...
Chinnakrishnan S. Ballapuram, Ahmad Sharif, Hsien-...
ECBS
2003
IEEE
111views Hardware» more  ECBS 2003»
15 years 3 months ago
Multigranular Simulation of Heterogeneous Embedded Systems
Heterogeneous embedded systems, where configurable or application specific hardware devices (FPGAs and ASICs) are used alongside traditional processors, are becoming more and more...
Aditya Agrawal, Ákos Lédeczi