Sciweavers

584 search results - page 12 / 117
» Verification-Aware Microprocessor Design
Sort
View
LCTRTS
1998
Springer
15 years 1 months ago
A Design Environment for Counterflow Pipeline Synthesis
The Counterflow Pipeline (CFP) organization may be a good target for synthesis of application-specific microprocessors for embedded systems because it has a regular and simple str...
Bruce R. Childers, Jack W. Davidson
CSREAESA
2006
14 years 11 months ago
An Efficient Design of High Speed Network Security Platform using Network Processor
: The explosive growth of internet traffic and the increasing complexity of the functions performed by network nodes have given rise to a new breed of programmable micro-processors...
Yong-Sung Jeon, Sang-Woo Lee, Ki-Young Kim
61
Voted
ASPDAC
2008
ACM
119views Hardware» more  ASPDAC 2008»
14 years 11 months ago
Parameterized embedded in-circuit emulator and its retargetable debugging software for microprocessor/microcontroller/DSP proces
- The in-circuit emulator (ICE) is commonly adopted as a microprocessor debugging technique. In this paper, a parameterized embedded in-circuit emulator and its retargetable debugg...
Liang-Bi Chen, Yung-Chih Liu, Chen-Hung Chen, Chun...
CASES
2000
ACM
15 years 2 months ago
A first-step towards an architecture tuning methodology for low power
We describe an automated environment to assist a system-on-achip designer to tune a microprocessor core to a particular application program that will run on the microprocessor, an...
Greg Stitt, Frank Vahid, Tony Givargis, Roman L. L...
ISSS
1995
IEEE
59views Hardware» more  ISSS 1995»
15 years 1 months ago
Multiple-process behavioral synthesis for mixed hardware-software systems
Systems composed of microprocessors interacting with ASICs are necessarily multiple-process systems, since the controller in the microprocessor is separate from any controllers on...
Jay K. Adams, Donald E. Thomas