Sciweavers

584 search results - page 36 / 117
» Verification-Aware Microprocessor Design
Sort
View
MICRO
2008
IEEE
142views Hardware» more  MICRO 2008»
15 years 10 months ago
NBTI tolerant microarchitecture design in the presence of process variation
—Negative bias temperature instability (NBTI), which reduces the lifetime of PMOS transistors, is becoming a growing reliability concern for sub-micrometer CMOS technologies. Par...
Xin Fu, Tao Li, José A. B. Fortes
141
Voted
IJCSA
2008
100views more  IJCSA 2008»
15 years 4 months ago
A Smart Architecture for Low-Level Image Computing
This paper presents a comparison relating two different vision system architectures. The first one involves a smart sensor including analog processors allowing on-chip image proce...
A. Elouardi, Samir Bouaziz, Antoine Dupret, Lionel...
MICRO
2010
IEEE
119views Hardware» more  MICRO 2010»
15 years 2 months ago
A Predictive Model for Dynamic Microarchitectural Adaptivity Control
Abstract--Adaptive microarchitectures are a promising solution for designing high-performance, power-efficient microprocessors. They offer the ability to tailor computational resou...
Christophe Dubach, Timothy M. Jones, Edwin V. Boni...
ISCA
1996
IEEE
99views Hardware» more  ISCA 1996»
15 years 8 months ago
High-Bandwidth Address Translation for Multiple-Issue Processors
In an effort to push the envelope of system performance, microprocessor designs are continually exploiting higher levels of instruction-level parallelism, resulting in increasing ...
Todd M. Austin, Gurindar S. Sohi
ICCD
1997
IEEE
254views Hardware» more  ICCD 1997»
15 years 8 months ago
Intelligent RAM (IRAM): The Industrial Setting, Applications and Architectures
The goal of Intelligent RAM (IRAM) is to design a cost-effective computer by designing a processor in a memory fabrication process, instead of in a conventional logic fabrication ...
David A. Patterson, Krste Asanovic, Aaron B. Brown...