Sciweavers

385 search results - page 58 / 77
» Verified Code Generation for Embedded Systems
Sort
View
125
Voted
CODES
2008
IEEE
15 years 8 months ago
Static analysis of processor stall cycle aggregation
Processor Idle Cycle Aggregation (PICA) is a promising approach for low power execution of processors, in which small memory stalls are aggregated to create a large one, and the p...
Jongeun Lee, Aviral Shrivastava
126
Voted
APCCAS
2002
IEEE
156views Hardware» more  APCCAS 2002»
15 years 6 months ago
Bit-plane watermarking for zerotree-coded images
In this paper, we develop a robust bit-plane watermarking technique based on zerotree coding. A robust watermark is an imperceptible but indelible code that can be used for owners...
Shih-Hsuan Yang, Hsin-Chang Chen
VLSID
1999
IEEE
139views VLSI» more  VLSID 1999»
15 years 6 months ago
Processor Modeling for Hardware Software Codesign
In hardware - software codesign paradigm often a performance estimation of the system is needed for hardware - software partitioning. The tremendous growth of application specific...
V. Rajesh, Rajat Moona
123
Voted
STEP
2003
IEEE
15 years 7 months ago
Incorporating Quality Requirements in Software Migration Process
The reengineering of legacy software systems to modern Object Oriented platforms has received significant attention over the past few years. However, most often the reengineering ...
Ying Zou
PLDI
2009
ACM
16 years 2 months ago
An integrated proof language for imperative programs
We present an integrated proof language for guiding the actions of multiple reasoning systems as they work together to prove complex correctness properties of imperative programs....
Karen Zee, Viktor Kuncak, Martin C. Rinard