Sciweavers

932 search results - page 63 / 187
» Verifying Progress in Timed Systems
Sort
View
126
Voted
ICSE
2009
IEEE-ACM
15 years 1 months ago
VCC: Contract-based modular verification of concurrent C
Most system level software is written in C and executed concurrently. Because such software is often critical for system reliability, it is an ideal target for formal verification...
Markus Dahlweid, Michal Moskal, Thomas Santen, Ste...
160
Voted
SDL
2001
125views Hardware» more  SDL 2001»
15 years 5 months ago
Verification of Quantitative Temporal Properties of SDL Specifications
Abstract. We describe an approach for the verification of quantitative temporal properties of SDL specifications, which adapts techniques developed for timed automata [2]. With res...
Iulian Ober, Alain Kerbrat
235
Voted
POPL
2007
ACM
16 years 4 months ago
Proving that programs eventually do something good
In recent years we have seen great progress made in the area of automatic source-level static analysis tools. However, most of today's program verification tools are limited ...
Byron Cook, Alexey Gotsman, Andreas Podelski, Andr...
ICEIS
2007
IEEE
15 years 10 months ago
Challenges in Business Process Analysis
Business process analysis ranges from model verification at design-time to the monitoring of processes at run-time. Much progress has been achieved in process verification. Today...
Wil M. P. van der Aalst
137
Voted
SEKE
2010
Springer
15 years 2 months ago
A Multi-State Bayesian Network for Shill Verification in Online Auctions
Online auction systems have made remarkable progress in recent years. However, one of the most severe and persistent problems in such systems is shilling behavior, which is a type ...
Ankit Goel, Haiping Xu, Sol M. Shatz