Sciweavers

1222 search results - page 189 / 245
» Verifying a File System Implementation
Sort
View
ICCAD
2008
IEEE
98views Hardware» more  ICCAD 2008»
16 years 1 months ago
Scalable and scalably-verifiable sequential synthesis
This paper describes an efficient implementation of an effective sequential synthesis operation that uses induction to detect and merge sequentially-equivalent nodes. State-encodi...
Alan Mishchenko, Michael L. Case, Robert K. Brayto...
ICEIS
2009
IEEE
15 years 11 months ago
AgEx: A Financial Market Simulation Tool for Software Agents
Many researchers in the software agent field use the financial domain as a test bed to develop adaptation, cooperation and learning skills of software agents. However, there are no...
Paulo André Lima de Castro, Jaime Sim&atild...
134
Voted
COMPSAC
2008
IEEE
15 years 11 months ago
A Probabilistic Attacker Model for Quantitative Verification of DoS Security Threats
This work introduces probabilistic model checking as a viable tool-assisted approach for systematically quantifying DoS security threats. The proposed analysis is based on a proba...
Stylianos Basagiannis, Panagiotis Katsaros, Andrew...
125
Voted
HOTI
2008
IEEE
15 years 11 months ago
Constraint Repetition Inspection for Regular Expression on FPGA
— Recent network intrusion detection systems (NIDS) use regular expressions to represent suspicious or malicious character sequences in packet payloads in a more efficient way. ...
Miad Faezipour, Mehrdad Nourani
TACAS
2007
Springer
105views Algorithms» more  TACAS 2007»
15 years 10 months ago
Hoare Logic for Realistically Modelled Machine Code
This paper presents a mechanised Hoare-style programming logic framework for assembly level programs. The framework has been designed to fit on top of operational semantics of rea...
Magnus O. Myreen, Michael J. C. Gordon