487 search results - page 20 / 98 » Versatile Imaging Architecture Based on a System on Chip |
ASYNC
2007
IEEE
15 years 3 months ago
2007
IEEE
Few formal verification techniques are currently available for asynchronous designs. In this paper, we describe a new approach for the formal verification of asynchronous architec...
ICDAR
2005
IEEE
15 years 5 months ago
2005
IEEE
Cheap and versatile cameras make it possible to easily and quickly capture a wide variety of documents. However, low resolution cameras present a challenge to OCR because it is vi...
ICIP
2003
IEEE
16 years 1 months ago
2003
IEEE
This paper describes a new co-processor architecture designed for CMOS sensor imaging. The co-processor unit is integrated into the image acquisition loop so as to exploit the ful...
116
click to vote
KES
1998
Springer
15 years 3 months ago
1998
Springer
The architectural and circuit design aspects of a mixed analog/digital very large scale integration (VLSI) motion detection chip based on models of the insect visual system are des...
ISQED
2006
IEEE
15 years 5 months ago
2006
IEEE
System on Chip architectures have traditionally relied upon bus based interconnect for their communication needs. However, increasing bus frequencies and the load on the bus calls...