Sciweavers

487 search results - page 70 / 98
» Versatile Imaging Architecture Based on a System on Chip
Sort
View
DATE
2010
IEEE
169views Hardware» more  DATE 2010»
15 years 4 months ago
Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs
There is today little doubt on the fact that a high-performance and cost-effective Network-on-Chip can only be designed in 45nm and beyond under a relaxed synchronization assumpti...
Daniele Ludovici, Alessandro Strano, Georgi Nedelt...
ASPDAC
2007
ACM
116views Hardware» more  ASPDAC 2007»
15 years 3 months ago
VLSI Design of Multi Standard Turbo Decoder for 3G and Beyond
Turbo decoding architectures have greater error correcting capability than any other known code. Due to their excellent performance turbo codes have been employed in several trans...
Imran Ahmed, Tughrul Arslan
BMCBI
2005
187views more  BMCBI 2005»
14 years 11 months ago
JAtlasView: a Java atlas-viewer for browsing biomedical 3D images and atlases
Background: Many three-dimensional (3D) images are routinely collected in biomedical research and a number of digital atlases with associated anatomical and other information have...
Guangjie Feng, Nick Burton, Bill Hill, Duncan Davi...
DAC
2008
ACM
16 years 25 days ago
Multiprocessor performance estimation using hybrid simulation
With the growing number of programmable processing elements in today's MultiProcessor System-on-Chip (MPSoC) designs, the synergy required for the development of the hardware...
Lei Gao, Kingshuk Karuri, Stefan Kraemer, Rainer L...
EDO
2006
Springer
15 years 3 months ago
An extensible, lightweight architecture for adaptive J2EE applications
Server applications with adaptive behaviors can adapt their functionality in response to environmental changes, and significantly reduce the on-going costs of system deployment an...
Ian Gorton, Yan Liu, Nihar Trivedi