1147 search results - page 148 / 230 » Virtualizing Transactional Memory |
138
click to vote
IPPS
2010
IEEE
14 years 11 months ago
2010
IEEE
Abstract--For the management of a virtual P2P supercomputer one is interested in subgroups of processors that can communicate with each other efficiently. The task of finding these...
117
Voted
IPPS
1998
IEEE
15 years 6 months ago
1998
IEEE
In this paper, the effect of switch design on the application performance of cache-coherent non-uniform memory access (CC-NUMA) multiprocessors is studied in detail. Wormhole rout...
111
click to vote
ISCC
2009
IEEE
15 years 8 months ago
2009
IEEE
Abstract—This paper presents a novel scalable switching architecture for input queued switches with its proper arbitration algorithms. In contrast to traditional switching archit...
107
click to vote
STORAGESS
2005
ACM
15 years 7 months ago
2005
ACM
Improper access of data buffers is one of the most common errors in programs written in assembler, C, C++, and several other languages. Existing programs and OSs frequently acces...
115
click to vote
POPL
2009
ACM
15 years 8 months ago
2009
ACM
Haskell has a rich set of synchronization primitives for implemented-state concurrency abstractions, ranging from the very high level (Software Transactional Memory) to the very l...