Sciweavers

2811 search results - page 478 / 563
» Virtue: Performance Visualization of Parallel and Distribute...
Sort
View
ISCA
1997
IEEE
96views Hardware» more  ISCA 1997»
15 years 1 months ago
DataScalar Architectures
DataScalar architectures improve memory system performance by running computation redundantly across multiple processors, which are each tightly coupled with an associated memory....
Doug Burger, Stefanos Kaxiras, James R. Goodman
CF
2005
ACM
14 years 11 months ago
SPANIDS: a scalable network intrusion detection loadbalancer
Network intrusion detection systems (NIDS) are becoming an increasingly important security measure. With rapidly increasing network speeds, the capacity of the NIDS sensor can lim...
Lambert Schaelicke, Kyle Wheeler, Curt Freeland
CCGRID
2005
IEEE
15 years 3 months ago
P3: P2P-based middleware enabling transfer and aggregation of computational resources
This paper presents middleware enabling mutual and equal transfer of computing power between individuals, as in the original idea behind P2P, while also supporting large-scale dis...
Kazuyuki Shudo, Yoshio Tanaka, Satoshi Sekiguchi
IPPS
2010
IEEE
14 years 7 months ago
Towards dynamic reconfigurable load-balancing for hybrid desktop platforms
s the Pus using the OpenCL API as the platform independent programming model. It has the proposal to extend OpenCL with a module that schedule and balance the workload over the CPU...
Alécio Pedro Delazari Binotto, Carlos Eduar...
ICS
2000
Tsinghua U.
15 years 1 months ago
Push vs. pull: data movement for linked data structures
As the performance gap between the CPU and main memory continues to grow, techniques to hide memory latency are essential to deliver a high performance computer system. Prefetchin...
Chia-Lin Yang, Alvin R. Lebeck