Sciweavers

3532 search results - page 319 / 707
» Visualization of SystemC Designs
Sort
View
CODES
2001
IEEE
15 years 8 months ago
The TACO protocol processor simulation environment
Network hardware design is becoming increasingly challenging because more and more demands are put on network bandwidth and throughput requirements, and on the speed with which ne...
Seppo Virtanen, Johan Lilius
CORR
2007
Springer
127views Education» more  CORR 2007»
15 years 4 months ago
Common Reusable Verification Environment for BCA and RTL Models
This paper deals with a common verification methodology and environment for SystemC BCA and RTL models. The aim is to save effort by avoiding the same work done twice by different...
Giuseppe Falconeri, Walid Naifer, Nizar Romdhane
NN
2008
Springer
158views Neural Networks» more  NN 2008»
15 years 4 months ago
Optimal wide-area monitoring and nonlinear adaptive coordinating neurocontrol of a power system with wind power integration and
Wide-area coordinating control is becoming an important issue and a challenging problem in the power industry. This paper proposes a novel optimal wide-area coordinating neurocont...
Wei Qiao, Ganesh K. Venayagamoorthy, Ronald G. Har...
EUROSYS
2011
ACM
14 years 8 months ago
Increasing performance in byzantine fault-tolerant systems with on-demand replica consistency
Traditional agreement-based Byzantine fault-tolerant (BFT) systems process all requests on all replicas to ensure consistency. In addition to the overhead for BFT protocol and sta...
Tobias Distler, Rüdiger Kapitza
CODES
2009
IEEE
15 years 11 months ago
Using binary translation in event driven simulation for fast and flexible MPSoC simulation
In this paper, we investigate the use of instruction set simulators (ISS) based on binary translation to accelerate full timed multiprocessor system simulation at transaction leve...
Marius Gligor, Nicolas Fournel, Frédé...