Sciweavers

7133 search results - page 988 / 1427
» Visualizing system latency
Sort
View
MICRO
2008
IEEE
124views Hardware» more  MICRO 2008»
15 years 11 months ago
Token tenure: PATCHing token counting using directory-based cache coherence
Traditional coherence protocols present a set of difficult tradeoffs: the reliance of snoopy protocols on broadcast and ordered interconnects limits their scalability, while dire...
Arun Raghavan, Colin Blundell, Milo M. K. Martin
RECONFIG
2008
IEEE
225views VLSI» more  RECONFIG 2008»
15 years 11 months ago
A Hardware Filesystem Implementation for High-Speed Secondary Storage
Platform FPGAs are capable of hosting entire Linuxbased systems including standard peripherals, integrated network interface cards and even disk controllers on a single chip. File...
Ashwin A. Mendon, Ron Sass
SECON
2008
IEEE
15 years 11 months ago
UDAE: Universal Data Access Engine for Sensor Networks
—We present the design and implementation of UDAE, a Universal Data Access Engine for wireless sensor networks. The UDAE allows developers to access data both locally and over th...
Krisakorn Rerkrai, Janne Riihijärvi, Petri M&...
153
Voted
DATE
2007
IEEE
95views Hardware» more  DATE 2007»
15 years 11 months ago
Memory bank aware dynamic loop scheduling
In a parallel system with multiple CPUs, one of the key problems is to assign loop iterations to processors. This problem, known as the loop scheduling problem, has been studied i...
Mahmut T. Kandemir, Taylan Yemliha, Seung Woo Son,...
ISCAS
2007
IEEE
180views Hardware» more  ISCAS 2007»
15 years 11 months ago
Characterization of a Fault-tolerant NoC Router
— With increasing reliability concerns for current and next generation VLSI technologies, fault-tolerance is fast becoming an integral part of system-on-chip (SoC) and multicore ...
Sumit D. Mediratta, Jeffrey T. Draper