Sciweavers

115 search results - page 16 / 23
» Watching Systems in graphs: an extension of Identifying Code...
Sort
View
ISSS
2000
IEEE
128views Hardware» more  ISSS 2000»
15 years 2 months ago
Hardware Synthesis from SPDF Representation for Multimedia Applications
Even though high-level hardware synthesis from dataflow graphs becomes popular in designing DSP systems, currently used dataflow models are inefficient to deal with emerging multi...
Chanik Park, Soonhoi Ha
MICRO
2003
IEEE
95views Hardware» more  MICRO 2003»
15 years 3 months ago
Processor Acceleration Through Automated Instruction Set Customization
Application-specific extensions to the computational capabilities of a processor provide an efficient mechanism to meet the growing performance and power demands of embedded appl...
Nathan Clark, Hongtao Zhong, Scott A. Mahlke
AI
2007
Springer
14 years 10 months ago
Computational properties of argument systems satisfying graph-theoretic constraints
One difficulty that arises in abstract argument systems is that many natural questions regarding argument acceptability are, in general, computationally intractable having been c...
Paul E. Dunne
ASPLOS
2010
ACM
15 years 5 months ago
MacroSS: macro-SIMDization of streaming applications
SIMD (Single Instruction, Multiple Data) engines are an essential part of the processors in various computing markets, from servers to the embedded domain. Although SIMD-enabled a...
Amir Hormati, Yoonseo Choi, Mark Woh, Manjunath Ku...
ASWEC
2000
IEEE
15 years 2 months ago
ReVis: Reverse Engineering by Clustering and Visual Object Classification
This paper presents the framework of a scale-oriented scheme for the presentation and classification of reverse engineered sections of procedural code into objects. The aim is to ...
Aaron J. Quigley, Margot Postema, Heinz W. Schmidt