254 search results - page 23 / 51 » Weaving Relations for Cache Performance |
104
click to vote
CIDR
2007
15 years 3 months ago
2007
Prior research shows that database system performance is dominated by off-chip data stalls, resulting in a concerted effort to bring data into on-chip caches. At the same time, hi...
126
click to vote
EUROSYS
2007
ACM
15 years 11 months ago
2007
ACM
The major chip manufacturers have all introduced chip multiprocessing (CMP) and simultaneous multithreading (SMT) technology into their processing units. As a result, even low-end...
ISCA
1999
IEEE
15 years 6 months ago
1999
IEEE
As microprocessors become faster, the relative performance cost of memory accesses increases. Bigger and faster caches significantly reduce the absolute load-to-use time delay. Ho...
123
click to vote
ICCD
2006
IEEE
15 years 10 months ago
2006
IEEE
Abstract-- We deconstruct and compare the two dominant existing approaches for L1 data cache (L1D) error protection, with respect to performance, L2 cache bandwidth, power, and are...
100
click to vote
DSD
2007
IEEE
15 years 5 months ago
2007
IEEE
In this study, we investigate different cache fault tolerance techniques to determine which will be most effective when on-chip memory cell defect probabilities exceed those of cu...