Sciweavers

499 search results - page 35 / 100
» Wire shaping is practical
Sort
View
ECIS
2000
15 years 1 months ago
The Learning Administration - Shaping Change and Taking Off into the Future
- E-services will change the future of business as well as private relationships. The rearrangement of value chains, new competitive arenas and the growing necessity and interest i...
Hans-Jörg Bullinger, Werner Brettreich-Teichm...
FPGA
2003
ACM
137views FPGA» more  FPGA 2003»
15 years 5 months ago
Design of FPGA interconnect for multilevel metalization
How does multilevel metalization impact the design of FPGA interconnect? The availability of a growing number of metal layers presents the opportunity to use wiring in the thirddi...
Raphael Rubin, André DeHon
ISPD
2012
ACM
283views Hardware» more  ISPD 2012»
13 years 7 months ago
Low-power gated bus synthesis for 3d ic via rectilinear shortest-path steiner graph
In this paper, we propose a new approach for gated bus synthesis [16] with minimum wire capacitance per transaction in three-dimensional (3D) ICs. The 3D IC technology connects di...
Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, Shih-H...
ICCAD
2005
IEEE
110views Hardware» more  ICCAD 2005»
15 years 8 months ago
Performance analysis of carbon nanotube interconnects for VLSI applications
The work in this paper analyses the applicability of carbon nanotube (CNT) bundles as interconnects for VLSI circuits, while taking into account the practical limitations in this ...
Navin Srivastava, Kaustav Banerjee
ITNG
2006
IEEE
15 years 5 months ago
K-Selector-Based Dispatching Algorithm for Clos-Network Switches
—In this paper, we address the scheduling problem for Clos-network switches with no buffers at the central stage. Existing scheduling (dispatching) algorithms for this type of sw...
Mei Yang, Mayauna McCullough, Yingtao Jiang, Jun Z...