Sciweavers

499 search results - page 44 / 100
» Wire shaping is practical
Sort
View
DAC
2008
ACM
16 years 24 days ago
Topological routing to maximize routability for package substrate
Compared with on-chip routers, the existing commercial tools for off-chip routing have a much lower routability and often result in a large number of unrouted nets for manual rout...
Shenghua Liu, Guoqiang Chen, Tom Tong Jing, Lei He...
DAC
2000
ACM
16 years 23 days ago
MINFLOTRANSIT: min-cost flow based transistor sizing tool
This paper presents MINFLOTRANSIT, a new transistor sizing tool for fast sizing of combinational circuits with minimal cost. MINFLOTRANSIT is an iterative relaxation based tool th...
Vijay Sundararajan, Sachin S. Sapatnekar, Keshab K...
CHI
2007
ACM
16 years 6 days ago
Exploring patterns of social commonality among file directories at work
We studied files stored by members of a work organization for patterns of social commonality. Discovering identical or similar documents, applications, developer libraries, or oth...
John C. Tang, Clemens Drews, Mark Smith, Fei Wu, A...
PERCOM
2007
ACM
15 years 11 months ago
Physically Unclonable Function-Based Security and Privacy in RFID Systems
Radio Frequency Identification (RFID) is an increasingly popular technology that uses radio signals for object identification. Tracking and authentication in RFID tags have raised...
Leonid Bolotnyy, Gabriel Robins
ICCAD
2004
IEEE
145views Hardware» more  ICCAD 2004»
15 years 8 months ago
Accurate estimation of global buffer delay within a floorplan
Closed formed expressions for buffered interconnect delay approximation have been around for some time. However, previous approaches assume that buffers are free to be placed anyw...
Charles J. Alpert, Jiang Hu, Sachin S. Sapatnekar,...