Sciweavers

564 search results - page 30 / 113
» Wireplanning in logic synthesis
Sort
View
HYBRID
2007
Springer
15 years 3 months ago
Hierarchical Synthesis of Hybrid Controllers from Temporal Logic Specifications
Georgios E. Fainekos, Antoine Girard, George J. Pa...
57
Voted
SLIP
2003
ACM
15 years 2 months ago
Understanding metrics in logic synthesis for routability enhancement
Victor N. Kravets, Prabhakar Kudva
70
Voted
DATE
2010
IEEE
145views Hardware» more  DATE 2010»
15 years 2 months ago
KL-Cuts: A new approach for logic synthesis targeting multiple output blocks
— This paper introduces the concept of kl-feasible cuts, by controlling both the number k of inputs and the number l of outputs in a circuit cut. To provide scalability, the conc...
Osvaldo Martinello, Felipe S. Marques, Renato P. R...