1000 search results - page 101 / 200 » Yield-Aware Cache Architectures |
148
click to vote
DATE
2000
IEEE
15 years 8 months ago
2000
IEEE
This paper examines several techniques for static timing analysis. In detail, the first part of the paper analyzes the connection of prediction accuracy (worst case execution tim...
124
click to vote
HPCA
2001
IEEE
16 years 4 months ago
2001
IEEE
In this papel; we address the severe performance gap caused by high processor clock rates and slow DRAM accesses. We show that even with an aggressive, next-generation memory syst...
154
click to vote
LCTRTS
2009
Springer
15 years 11 months ago
2009
Springer
Dynamic binary translation (DBT) can provide security, virtualization, resource management and other desirable services to embedded systems. Although DBT has many benefits, its r...
127
click to vote
BTW
2007
Springer
15 years 10 months ago
2007
Springer
Web services are becoming more and more pervasive and are used by a number of information system clients. However, mobile clients still have limited computing and network resource...
117
Voted
APCSAC
2003
IEEE
15 years 9 months ago
2003
IEEE
The RAMpage hierarchy moves main memory up a level to replace the lowest-level cache by an equivalent-sized SRAM main memory, with a TLB caching page translations for that main mem...