1000 search results - page 106 / 200 » Yield-Aware Cache Architectures |
128
click to vote
MICRO
2003
IEEE
15 years 9 months ago
2003
IEEE
Wire delays are a major concern for current and forthcoming processors. One approach to attack this problem is to divide the processor into semi-independent units referred to as c...
128
click to vote
SAC
2006
ACM
15 years 10 months ago
2006
ACM
The reduction of image reconstruction time is needed to spread the use of PET for research and routine clinical practice. In this purpose, this article presents a hardware/softwar...
156
click to vote
CODES
2009
IEEE
15 years 8 months ago
2009
IEEE
Profilers play an important role in software/hardware design, optimization, and verification. Various approaches have been proposed to implement profilers. The most widespread app...
146
click to vote
IEEEPACT
2006
IEEE
15 years 10 months ago
2006
IEEE
Packet forwarding is a memory-intensive application requiring multiple accesses through a trie structure. The efficiency of a cache for this application critically depends on the ...
130
click to vote
VLSID
2002
IEEE
16 years 4 months ago
2002
IEEE
In preemptive real-time systems, a tighter estimate of the Worst Case Response Time(WCRT) of the tasks can be obtained if the layout of the tasks in memory is included in the esti...