1000 search results - page 111 / 200 » Yield-Aware Cache Architectures |
NOCS
2007
IEEE
15 years 4 months ago
2007
IEEE
The paper introduces Network-on-Chip (NoC) design methodology and low cost mechanisms for supporting efficient cache access and cache coherency in future high-performance Chip Mul...
104
click to vote
DAC
2003
ACM
15 years 11 months ago
2003
ACM
Schedulability analysis of real-time embedded systems requires worst case timing guarantees of embedded software performance. This involves not only language level program analysi...
HPCA
2007
IEEE
15 years 4 months ago
2007
IEEE
To provide high dependability in a multithreaded system despite hardware faults, the system must detect and correct errors in its shared memory system. Recent research has explore...
IPPS
2006
IEEE
15 years 3 months ago
2006
IEEE
CC-NUMA is a widely adopted and deployed architecture of high performance computers. These machines are attractive for their transparent access to local and remote memory. However...
PRDC
2005
IEEE
15 years 3 months ago
2005
IEEE
An important issue in modern cache designs is bridging the gap between wire and device delays. This warrants the use of more regular and modular structures to mask wire latencies....