Sciweavers

1000 search results - page 136 / 200
» Yield-Aware Cache Architectures
Sort
View
DAC
2001
ACM
15 years 10 months ago
Using Texture Mapping with Mipmapping to Render a VLSI Layout
This paper presents a method of using texture mapping with mipmapping to render a VLSI layout. Texture mapping is used to save already rasterized areas of the layout from frame to...
Jeff Solomon, Mark Horowitz
88
Voted
HPCA
2009
IEEE
15 years 10 months ago
Feedback mechanisms for improving probabilistic memory prefetching
This paper presents three techniques for improving the effectiveness of the recently proposed Adaptive Stream Detection (ASD) prefetching mechanism. The ASD prefetcher is a standa...
Ibrahim Hur, Calvin Lin
VLSID
2005
IEEE
102views VLSI» more  VLSID 2005»
15 years 10 months ago
Integrated On-Chip Storage Evaluation in ASIP Synthesis
An Application Specific Instruction Set Processor (ASIP) exploits special characteristics of the given application(s) to meet the desired performance, cost and power requirements....
Manoj Kumar Jain, M. Balakrishnan, Anshul Kumar
BTW
2007
Springer
185views Database» more  BTW 2007»
15 years 4 months ago
Data Staging for OLAP- and OLTP-Applications on RFID Data
: The emerging trend towards seamless monitoring of all business processes via comprehensive sensor networks – in particular RFID readers – creates new data management challeng...
Stefan Krompass, Stefan Aulbach, Alfons Kemper
OTM
2007
Springer
15 years 4 months ago
Invasive Patterns for Distributed Programs
Software patterns have evolved into a commonly used means to design and implement software systems. Programming patterns, architecture and design patterns have been quite successfu...
Luis Daniel Benavides Navarro, Mario Südholt,...