Sciweavers

1000 search results - page 143 / 200
» Yield-Aware Cache Architectures
Sort
View
AINA
2009
IEEE
14 years 7 months ago
Evaluating the Performance of Network Protocol Processing on Multi-core Systems
Improvements at the physical network layer have enabled technologies such as 10 Gigabit Ethernet. Single core end-systems are unable to fully utilise these networks, due to limite...
Matthew Faulkner, Andrew Brampton, Stephen Pink
IEEEPACT
2009
IEEE
14 years 7 months ago
ITCA: Inter-task Conflict-Aware CPU Accounting for CMPs
Abstract--Chip-MultiProcessor (CMP) architectures are becoming more and more popular as an alternative to the traditional processors that only extract instruction-level parallelism...
Carlos Luque, Miquel Moretó, Francisco J. C...
CN
2010
112views more  CN 2010»
14 years 7 months ago
An Internet without the Internet protocol
The growth of the Internet has brought about many challenges for its critical infrastructure. The DNS infrastructure, which translates mnemonic host names into IP addresses unders...
Craig A. Shue, Minaxi Gupta
TOMS
2011
101views more  TOMS 2011»
14 years 4 months ago
Partitioned Triangular Tridiagonalization
Abstract. We present a partitioned algorithm for reducing a symmetric matrix to a tridiagonal form, with partial pivoting. That is, the algorithm computes a factorization P AP T = ...
Miroslav Rozlozník, Gil Shklarski, Sivan To...
MICRO
2010
IEEE
111views Hardware» more  MICRO 2010»
14 years 4 months ago
Putting Faulty Cores to Work
Since the non-cache parts of a core are less regular, compared to on-chip caches, tolerating manufacturing defects in the processing core is a more challenging problem. Due to the ...
Amin Ansari, Shuguang Feng, Shantanu Gupta, Scott ...