Sciweavers

1000 search results - page 97 / 200
» Yield-Aware Cache Architectures
Sort
View
HPDC
1999
IEEE
15 years 8 months ago
A Network-Aware Distributed Storage Cache for Data Intensive Environments
Modern scientific computing involves organizing, moving, visualizing, and analyzing massive amounts of data at multiple sites around the world. The technologies, the middleware se...
Brian Tierney, Jason Lee, Brian Crowley, Mason Hol...
ICCD
2007
IEEE
157views Hardware» more  ICCD 2007»
16 years 1 months ago
Limits on voltage scaling for caches utilizing fault tolerant techniques
This paper proposes a new low power cache architecture that utilizes fault tolerance to allow aggressively reduced voltage levels. The fault tolerant overhead circuits consume lit...
Mohammad A. Makhzan, Amin Khajeh Djahromi, Ahmed M...
ISCA
2010
IEEE
205views Hardware» more  ISCA 2010»
15 years 9 months ago
The virtual write queue: coordinating DRAM and last-level cache policies
In computer architecture, caches have primarily been viewed as a means to hide memory latency from the CPU. Cache policies have focused on anticipating the CPU’s data needs, and...
Jeffrey Stuecheli, Dimitris Kaseridis, David Daly,...
ECRTS
2007
IEEE
15 years 10 months ago
Cache-Aware Timing Analysis of Streaming Applications
Of late, there has been a considerable interest in models, algorithms and methodologies specifically targeted towards designing hardware and software for streaming applications. ...
Samarjit Chakraborty, Tulika Mitra, Abhik Roychoud...
124
Voted
MSS
2005
IEEE
106views Hardware» more  MSS 2005»
15 years 9 months ago
An Architecture for Lifecycle Management in Very Large File Systems
We present a policy-based architecture STEPS for lifecycle management (LCM) in a mass scale distributed file system. The STEPS architecture is designed in the context of IBM’s ...
Akshat Verma, David Pease, Upendra Sharma, Marc Ka...