711 search results - page 123 / 143 » Yield-aware placement optimization |
105
click to vote
SLIP
2005
ACM
15 years 7 months ago
2005
ACM
Routability optimization has become a major concern in the physical design cycle of VLSI circuits. Due to the recent advances in VLSI technology, interconnect has become a dominan...
133
click to vote
FPGA
2004
ACM
15 years 7 months ago
2004
ACM
The cost functions used to evaluate logic synthesis transformations for FPGAs are far removed from the final speed and routability determined after placement, routing and timing a...
140
click to vote
DAC
2003
ACM
16 years 2 months ago
2003
ACM
Widespread adoption of reconfigurable devices requires system level synthesis techniques to take an application written in a high level language and map it to the reconfigurable d...
125
click to vote
DAC
2003
ACM
16 years 2 months ago
2003
ACM
We propose the first systematic, sensor-centric approach for quantitative design of sensor network appliances. We demonstrate its use by designing light appliance devices and the ...
111
click to vote
ICCD
2006
IEEE
15 years 11 months ago
2006
IEEE
The placement of on-die decoupling capacitors (decap) between the power and ground supply grids has become a common practice in high performance processor designs. In this paper, ...