Sciweavers

30 search results - page 5 / 6
» asap 2006
Sort
View
ASAP
2006
IEEE
106views Hardware» more  ASAP 2006»
14 years 10 days ago
Throughput Optimized SHA-1 Architecture Using Unfolding Transformation
In this paper, we analyze the theoretical delay bound of the SHA-1 algorithm and propose architectures to achieve high throughput hardware implementations which approach this boun...
Yong Ki Lee, Herwin Chan, Ingrid Verbauwhede
ASAP
2006
IEEE
97views Hardware» more  ASAP 2006»
14 years 10 days ago
Dynamic-SIMD for lens distortion compensation
An increasing computational demand is placed on the image processing capacity of current and future smart cameras. SIMD processor architectures provide an efficient solution becau...
Bart Mesman, Hamed Fatemi, Henk Corporaal, Twan Ba...
ASAP
2006
IEEE
134views Hardware» more  ASAP 2006»
13 years 8 months ago
Buffer and register allocation for memory space optimization
In today's embedded systems, memory hierarchy is rapidly becoming a major factor in terms of power, performance and area. This is especially true for embedded multimedia appl...
Youcef Bouchebaba, Gabriela Nicolescu, El Mostapha...
ASAP
2006
IEEE
127views Hardware» more  ASAP 2006»
13 years 8 months ago
A Cost Effective Pipelined Divider for Double Precision Floating Point Number
Abstract--The growth of high-performance application in computer graphics, signal processing and scientific computing is a key driver for high performance, fixed latency, pipelined...
Sandeep B. Singh, Jayanta Biswas, S. K. Nandy
ASAP
2006
IEEE
168views Hardware» more  ASAP 2006»
13 years 10 months ago
Dual-Processor Design of Energy Efficient Fault-Tolerant System
A popular approach to guarantee fault tolerance in safety-critical applications is to run the application on two processors. A checkpoint is inserted at the completion of the prim...
Shaoxiong Hua, Pushkin R. Pari, Gang Qu