Sciweavers

299 search results - page 28 / 60
» date 2003
Sort
View
DATE
2003
IEEE
102views Hardware» more  DATE 2003»
15 years 3 months ago
Power Constrained High-Level Synthesis of Battery Powered Digital Systems
We present a high-level synthesis algorithm solving the combined scheduling, allocation and binding problem minimizing area under both latency and maximum power per clock-cycle co...
S. F. Nielsen, Jan Madsen
68
Voted
DATE
2003
IEEE
99views Hardware» more  DATE 2003»
15 years 3 months ago
Load Distribution with the Proximity Congestion Awareness in a Network on Chip
In Networks on Chip, NoC, very low cost and high performance switches will be of critical importance. For a regular two-dimensional NoC we propose a very simple, memoryless switch...
Erland Nilsson, Mikael Millberg, Johnny Öberg...
DATE
2003
IEEE
92views Hardware» more  DATE 2003»
15 years 3 months ago
A Low Device Occupation IP to Implement Rijndael Algorithm
This work presents a soft IP description of Rijndael, the Advanced Encryption Standard (AES) of National Institute of Standards and Technology (NIST). This Rijndael implementation...
Alex Panato, Marcelo Barcelos, Ricardo Augusto da ...
DATE
2003
IEEE
90views Hardware» more  DATE 2003»
15 years 3 months ago
Mapping Applications to an FPFA Tile
Abstract— This paper introduces a transformational design method which can be used to map code written in a high level source language, like C, to a coarse grain reconfigurable ...
Michèl A. J. Rosien, Yuanqing Guo, Gerard J...
DATE
2003
IEEE
120views Hardware» more  DATE 2003»
15 years 3 months ago
Crosstalk Reduction in Area Routing
Interconnect delay dominates system delay in modern circuits, and with reduced feature sizes, coupling capacitance and signal crosstalk have become significant issues. By spacing...
Ryon M. Smey, Bill Swartz, Patrick H. Madden