Sciweavers

299 search results - page 33 / 60
» date 2003
Sort
View
94
Voted
DATE
2003
IEEE
124views Hardware» more  DATE 2003»
15 years 5 months ago
Hierarchical Global Floorplacement Using Simulated Annealing and Network Flow Area Migration
– Floorplanning large designs with many hard macros and IP blocks of various sizes is becoming an increasingly important and challenging problem. This paper presents a global flo...
Wonjoon Choi, Kia Bazargan
DATE
2003
IEEE
109views Hardware» more  DATE 2003»
15 years 5 months ago
A Novel Metric for Interconnect Architecture Performance
We propose a new metric for evaluation of interconnect architectures. This metric is computed by optimal assignment of wires from a given wire length distribution (WLD) to a given...
Parthasarathi Dasgupta, Andrew B. Kahng, Swamy Mud...
112
Voted
DATE
2003
IEEE
141views Hardware» more  DATE 2003»
15 years 5 months ago
On-chip Stack Based Memory Organization for Low Power Embedded Architectures
This paper presents a on-chip stack based memory organization that effectively reduces the energy dissipation in programmable embedded system architectures. Most embedded systems ...
Mahesh Mamidipaka, Nikil D. Dutt
109
Voted
DATE
2003
IEEE
132views Hardware» more  DATE 2003»
15 years 5 months ago
Introspection in System-Level Language Frameworks: Meta-Level vs. Integrated
Reflection and automated introspection of a design in system level design frameworks are seen as necessities for the CAD tools to manipulate the designs within the tools. These f...
Frederic Doucet, Sandeep K. Shukla, Rajesh K. Gupt...
79
Voted
DATE
2003
IEEE
69views Hardware» more  DATE 2003»
15 years 5 months ago
Performance-Directed Retiming for FPGAs Using Post-Placement Delay Information
In today’s deep-submicron designs, the interconnect delays contribute an increasing part to the overall performance of an implementation. Particularly when targeting field prog...
Ulrich Seidl, Klaus Eckl, Frank M. Johannes