Sciweavers

438 search results - page 16 / 88
» date 2009
Sort
View
DATE
2009
IEEE
122views Hardware» more  DATE 2009»
15 years 4 months ago
Analysis and optimization of NBTI induced clock skew in gated clock trees
NBTI (Negative Bias Temperature Instability) has emerged as the dominant PMOS device failure mechanism for sub100nm VLSI designs. There is little research to quantify its impact o...
Ashutosh Chakraborty, Gokul Ganesan, Anand Rajaram...
DATE
2009
IEEE
113views Hardware» more  DATE 2009»
15 years 4 months ago
MPSoCs run-time monitoring through Networks-on-Chip
—Networks-on-Chip (NoCs) have appeared as design strategy to overcome the limitations, in terms of scalability, efficiency, and power consumption of current buses. In this paper...
Leandro Fiorin, Gianluca Palermo, Cristina Silvano
94
Voted
DATE
2009
IEEE
209views Hardware» more  DATE 2009»
15 years 4 months ago
A graph grammar based approach to automated multi-objective analog circuit design
— This paper introduces a graph grammar based approach to automated topology synthesis of analog circuits. A grammar is developed to generate circuits through production rules, t...
Angan Das, Ranga Vemuri
DATE
2009
IEEE
110views Hardware» more  DATE 2009»
15 years 4 months ago
Trace signal selection for visibility enhancement in post-silicon validation
Today’s complex integrated circuit designs increasingly rely on post-silicon validation to eliminate bugs that escape from presilicon verification. One effective silicon debug ...
Xiao Liu, Qiang Xu
DATE
2009
IEEE
117views Hardware» more  DATE 2009»
15 years 4 months ago
Using dynamic compilation for continuing execution under reduced memory availability
—This paper explores the use of dynamic compilation for continuing execution even if one or more of the memory banks used by an application become temporarily unavailable (but th...
Ozcan Ozturk, Mahmut T. Kandemir