Sciweavers

438 search results - page 39 / 88
» date 2009
Sort
View
DATE
2009
IEEE
202views Hardware» more  DATE 2009»
16 years 4 days ago
Design as you see FIT: System-level soft error analysis of sequential circuits
Soft errors in combinational and sequential elements of digital circuits are an increasing concern as a result of technology scaling. Several techniques for gate and latch hardeni...
Daniel Holcomb, Wenchao Li, Sanjit A. Seshia
DATE
2009
IEEE
118views Hardware» more  DATE 2009»
16 years 4 days ago
Gate sizing for large cell-based designs
—Today, many chips are designed with predefined discrete cell libraries. In this paper we present a new fast gate sizing algorithm that works natively with discrete cell choices...
Stephan Held
137
Voted
DATE
2009
IEEE
88views Hardware» more  DATE 2009»
15 years 9 months ago
A generic framework for scan capture power reduction in fixed-length symbol-based test compression environment
Growing test data volume and overtesting caused by excessive scan capture power are two of the major concerns for the industry when testing large integrated circuits. Various test...
Xiao Liu, Qiang Xu
DATE
2009
IEEE
115views Hardware» more  DATE 2009»
15 years 6 months ago
Making DNA self-assembly error-proof: Attaining small growth error rates through embedded information redundancy
Abstract--DNA self-assembly is emerging as the most promising technique for nanoscale self-assembly as it uses the simple, yet precise rules of DNA binding to create macroscale ass...
Saturnino Garcia, Alex Orailoglu
DATE
2009
IEEE
113views Hardware» more  DATE 2009»
16 years 4 days ago
New simulation methodology of 3D surface roughness loss for interconnects modeling
— As clock frequencies exceed giga-Hertz, the extra power loss due to conductor surface roughness in interconnects and packagings is more evident and thus demands a proper accou...
Quan Chen, Ngai Wong