Sciweavers

21 search results - page 4 / 5
» ddecs 2007
Sort
View
DDECS
2007
IEEE
93views Hardware» more  DDECS 2007»
15 years 4 months ago
Manifestation of Precharge Faults in High Speed DRAM Devices
Abstract: High speed DRAMs today suffer from an increased sensitivity to interference and noise problems. Signal integrity issues, caused by bit line and word line coupling, result...
Zaid Al-Ars, Said Hamdioui, Georgi Gaydadjiev
DDECS
2007
IEEE
140views Hardware» more  DDECS 2007»
15 years 4 months ago
A Framework for Self-Healing Radiation-Tolerant Implementations on Reconfigurable FPGAs
— To increase the amount of logic available in SRAM-based FPGAs manufacturers are using nanometric technologies to boost logic density and reduce prices. However, nanometric scal...
Manuel G. Gericota, Luís F. Lemos, Gustavo ...
DDECS
2007
IEEE
105views Hardware» more  DDECS 2007»
15 years 4 months ago
Layout to Logic Defect Analysis for Hierarchical Test Generation
- As shown by previous studies, shorts between the interconnect wires should be considered as the predominant cause of failures in CMOS circuits. Fault models and tools for targeti...
Maksim Jenihhin, Jaan Raik, Raimund Ubar, Witold A...
DDECS
2007
IEEE
102views Hardware» more  DDECS 2007»
15 years 4 months ago
IP Integration Overhead Analysis in System-on-Chip Video Encoder
—Current system-on-chip implementations integrate IP blocks from different vendors. Typical problems are incompatibility and integration overheads. This paper presents a case stu...
Antti Rasmus, Ari Kulmala, Erno Salminen, Timo D. ...
DDECS
2007
IEEE
90views Hardware» more  DDECS 2007»
15 years 1 months ago
Test Pattern Generator for Delay Faults
A method of generating test pairs for the delay faults is presented in this paper. The modification of the MISR register gives the source of test pairs. The modification of this r...
Tomasz Rudnicki, Andrzej Hlawiczka