68 search results - page 12 / 14 » dsp 2006 |
158
click to vote
ICPADS
2006
IEEE
15 years 12 months ago
2006
IEEE
The widening gap between processor and memory performance is the main bottleneck for modern computer systems to achieve high processor utilization. In this paper, we propose a new...
173
click to vote
IPPS
2006
IEEE
15 years 12 months ago
2006
IEEE
A design flow for processor platforms with on-chip coarse-grain reconfigurable logic is presented. The reconfigurable logic is realized by a 2-Dimensional Array of Processing Elem...
150
click to vote
ISVLSI
2006
IEEE
15 years 12 months ago
2006
IEEE
This paper investigates the performance and power dissipation of Globally Asynchronous Locally Synchronous (GALS) multi-processor systems. We show that communication loops are a s...
146
click to vote
DAC
2006
ACM
15 years 11 months ago
2006
ACM
This panel discusses the following topics. With the ongoing trend towards more and more digitization in applications ranging from multimedia to telecommunications, there is a big ...
155
click to vote
DAC
2006
ACM
15 years 11 months ago
2006
ACM
Architectural decisions for DSP modules are often analyzed using high level C models. Such high-level explorations allow early examination of the algorithms and the architectural ...