In this paper we investigate how formal software verification systems can be improved by utilising parallel assignment in weakest precondition computations.
Esterel is a design language for the specification of real time embedded systems. Based on the synchronous concurrency paradigm, its semantics describes execution
In this note we discuss some issues concerning a geometric approach to process algebra. We mainly raise questions and are not yet able to present significant answers.