Sciweavers

    34 search results - page 5 / 7
    » ersa 2006
    Sort
    View
    87
    Voted
    ERSA
    2006
    133views Hardware» more  ERSA 2006»
    An FPGA based Co-Design Architecture for MIMO Lattice Decoders
    14 years 11 months ago
    An FPGA based Co-Design Architecture for MIMO Lattice Decoders
    Download  ww1.ucmss.com
    MIMO systems have attracted great attentions because of their huge capacity. The hardware implementation of MIMO decoder becomes a challenging task as the complexity of the MIMO sy...
    Cao Liang, Jing Ma, Xin-Ming Huang
    claim paper
    Read More »
    90
    Voted
    ERSA
    2006
    102views Hardware» more  ERSA 2006»
    Process Isolation for Reconfigurable Hardware
    14 years 11 months ago
    Process Isolation for Reconfigurable Hardware
    Download  rijndael.ece.vt.edu
    One of the pillars of trust-worthy computing is process isolation, the ability to keep process data private from other processes running on the same device. While embedded operati...
    Herwin Chan, Patrick Schaumont, Ingrid Verbauwhede
    claim paper
    Read More »
    61
    Voted
    ERSA
    2006
    70views Hardware» more  ERSA 2006»
    Differential Reconfiguration Architecture suitable for a Holographic Memory
    14 years 11 months ago
    Differential Reconfiguration Architecture suitable for a Holographic Memory
    Download  ww1.ucmss.com
    Optically Reconfigurable Gate Arrays (ORGAs), by exploiting the large storage capacity of holographic memory, offer the possibility of providing a virtual gate count that is much l...
    Minoru Watanabe, Mototsugu Miyano, Fuminori Kobaya...
    claim paper
    Read More »
    91
    Voted
    ERSA
    2006
    119views Hardware» more  ERSA 2006»
    Exploiting Hierarchical Configuration to Improve Run-Time MPSoC Task Assignment
    14 years 11 months ago
    Exploiting Hierarchical Configuration to Improve Run-Time MPSoC Task Assignment
    Download  ww1.ucmss.com
    Run-time assignment of a set of communicating tasks onto a heterogeneous multiprocessor system-on-chip (MPSoC) platform is a challenging task. Having FPGA fabric tiles in such MPS...
    Vincent Nollet, Prabhat Avasare, Diederik Verkest,...
    claim paper
    Read More »
    86
    Voted
    ERSA
    2006
    197views Hardware» more  ERSA 2006»
    A High Speed, Run Time Reconfigurable Image Acquisition processor for a Missile Approach Warning System
    14 years 11 months ago
    A High Speed, Run Time Reconfigurable Image Acquisition processor for a Missile Approach Warning System
    Download  ww1.ucmss.com
    High frame rate video capture and image processing is an important capability for applications in defense and homeland security where incoming missiles must be detected in very sh...
    Vinay Sriram, David Kearney
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2025, USA.