Sciweavers

259 search results - page 35 / 52
» fpga 2008
Sort
View
63
Voted
TVLSI
2008
90views more  TVLSI 2008»
14 years 9 months ago
A Special-Purpose Architecture for Solving the Breakpoint Median Problem
Abstract--In this paper, we describe the design for a co-processor for whole-genome phylogenetic reconstruction. Our current design performs a parallelized breakpoint median comput...
Jason D. Bakos, Panormitis E. Elenis
RTCSA
2008
IEEE
15 years 3 months ago
Concepts of Switching in the Time-Triggered Network-on-Chip
This paper presents the concepts of switching in the Time-Triggered Network-on-Chip (TTNoC), which is the communication subsystem of the Time-Triggered Systemon-Chip (TTSoC) archi...
Christian Paukovits, Hermann Kopetz
88
Voted
FPL
2008
Springer
113views Hardware» more  FPL 2008»
14 years 11 months ago
Mapping and scheduling with task clustering for heterogeneous computing systems
This paper presents a new approach for mapping task graphs to heterogeneous hardware/software computing systems using heuristic search techniques. Two techniques: (1) integration ...
Yuet Ming Lam, José Gabriel F. Coutinho, Wa...
VTC
2008
IEEE
105views Communications» more  VTC 2008»
15 years 3 months ago
Implementation of Single Carrier Packet Transmission with Frequency Domain Equalization
—Single-carrier (SC) transmission using frequency domain equalization (FDE) is one of the candidates for the next generation mobile communication systems expected to deliver high...
Valentin Gheorghiu, Suguru Kameda, Tadashi Takagi,...
ARC
2008
Springer
104views Hardware» more  ARC 2008»
14 years 11 months ago
PARO: Synthesis of Hardware Accelerators for Multi-Dimensional Dataflow-Intensive Applications
Abstract. In this paper, we present the PARO design tool for the automated hardware synthesis of massively parallel embedded architectures for given dataflow dominant applications....
Frank Hannig, Holger Ruckdeschel, Hritam Dutta, J&...