30 search results - page 3 / 6 » hpca 2006 |
145
click to vote
HPCA
2006
IEEE
16 years 6 months ago
2006
IEEE
Processor architects have a challenging task of evaluating a large design space consisting of several interacting parameters and optimizations. In order to assist architects in ma...
169
click to vote
HPCA
2006
IEEE
16 years 6 months ago
2006
IEEE
Parallel I/O plays a crucial role for most data-intensive applications running on massively parallel systems like Blue Gene/L that provides the promise of delivering enormous comp...
141
click to vote
HPCA
2006
IEEE
16 years 6 months ago
2006
IEEE
Building processors with large instruction windows has been proposed as a mechanism for overcoming the memory wall, but finding a feasible and implementable design has been an elu...
141
click to vote
HPCA
2006
IEEE
16 years 6 months ago
2006
IEEE
This paper explores the multi-dimensional design space for chip multiprocessors, exploring the inter-related variables of core count, pipeline depth, superscalar width, L2 cache s...
192
click to vote
HPCA
2012
IEEE
14 years 1 months ago
2012
IEEE
The least recently used (LRU) replacement policy performs poorly in the last-level cache (LLC) because temporal locality of memory accesses is filtered by first and second level...