Sciweavers

66 search results - page 12 / 14
» iccad 2004
Sort
View
ICCAD
2004
IEEE
113views Hardware» more  ICCAD 2004»
15 years 11 months ago
Static statistical timing analysis for latch-based pipeline designs
A latch-based timing analyzer is an essential tool for developing high-speed pipeline designs. As process variations increasingly influence the timing characteristics of DSM desi...
Rob A. Rutenbar, Li-C. Wang, Kwang-Ting Cheng, San...
ICCAD
2004
IEEE
127views Hardware» more  ICCAD 2004»
15 years 11 months ago
A yield improvement methodology using pre- and post-silicon statistical clock scheduling
— In deep sub-micron technologies, process variations can cause significant path delay and clock skew uncertainties thereby lead to timing failure and yield loss. In this paper,...
Jeng-Liang Tsai, Dong Hyun Baik, Charlie Chung-Pin...
ICCAD
2004
IEEE
125views Hardware» more  ICCAD 2004»
15 years 11 months ago
Temporal floorplanning using the T-tree formulation
Improving logic capacity by time-sharing, dynamically reconfigurable FPGAs are employed to handle designs of high complexity and functionality. In this paper, we model each task ...
Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang
ICCAD
2004
IEEE
110views Hardware» more  ICCAD 2004»
15 years 11 months ago
Wire-length prediction using statistical techniques
We address the classic wire-length estimation problem and propose a new statistical wire-length estimation approach that captures the probability distribution function of net leng...
Jennifer L. Wong, Azadeh Davoodi, Vishal Khandelwa...
ICCAD
2004
IEEE
191views Hardware» more  ICCAD 2004»
15 years 11 months ago
Checking consistency of C and Verilog using predicate abstraction and induction
edicate Abstraction and Induction Edmund Clarke Daniel Kroening June 25, 2004 CMU-CS-04-131 School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 It is common...
Daniel Kroening, Edmund M. Clarke