Sciweavers

72 search results - page 8 / 15
» iccd 2004
Sort
View
ICCD
2004
IEEE
123views Hardware» more  ICCD 2004»
15 years 7 months ago
Compiler-Based Frame Formation for Static Optimization
We selectively generate and optimize the frames constructed by the rePLay architecture statically. Since static analysis provides a global view of the interaction between the basi...
Feng Shi, Sobeeh Almukhaizim, Pey-Chang Lin, Yiorg...
ICCD
2004
IEEE
103views Hardware» more  ICCD 2004»
15 years 7 months ago
Design-Space Exploration of Power-Aware On/Off Interconnection Networks
— With power a major limiting factor in the design of scalable interconnected systems, power-aware networks will become inherent components of single-chip and multi-chip systems....
Vassos Soteriou, Li-Shiuan Peh
ICCD
2004
IEEE
91views Hardware» more  ICCD 2004»
15 years 7 months ago
Diagnosis of Hold Time Defects
In modern technologies, process variations can be quite substantial, often causing design timing failures. It is essential that those errors be correctly and quickly diagnosed. In...
Zhiyuan Wang, Malgorzata Marek-Sadowska, Kun-Han T...
ICCD
2004
IEEE
129views Hardware» more  ICCD 2004»
15 years 7 months ago
Cache Array Architecture Optimization at Deep Submicron Technologies
A cache access time model, PRACTICS (PRedictor of Access and Cycle TIme for Cache Stack), has been developed to optimize the memory array architecture for the minimum access and c...
Annie (Yujuan) Zeng, Kenneth Rose, Ronald J. Gutma...
ICCD
2004
IEEE
103views Hardware» more  ICCD 2004»
15 years 7 months ago
A Fast Delay Analysis Algorithm for The Hybrid Structured Clock Network
This paper presents a novel approach to reducing the complexity of the transient linear circuit analysis for a hybrid structured clock network. Topology reduction is first used to...
Yi Zou, Yici Cai, Qiang Zhou, Xianlong Hong, Sheld...