Sciweavers

56 search results - page 5 / 12
» isca 1998
Sort
View
ISCA
1998
IEEE
123views Hardware» more  ISCA 1998»
15 years 2 months ago
Weak Ordering - A New Definition
A memory model for a shared memory, multiprocessor commonly and often implicitly assumed by programmers is that of sequential consistency. This model guarantees that all memory ac...
Sarita V. Adve, Mark D. Hill
ISCA
1998
IEEE
107views Hardware» more  ISCA 1998»
15 years 2 months ago
Memory Dependence Prediction Using Store Sets
For maximum performance, an out-of-order processor must issue load instructions as early as possible, while avoiding memory-order violations with prior store instructions that wri...
George Z. Chrysos, Joel S. Emer
ISCA
1998
IEEE
137views Hardware» more  ISCA 1998»
15 years 2 months ago
Accurate Indirect Branch Prediction
Indirect branch prediction is likely to become increasingly important in the future because indirect branches occur more frequently in object-oriented programs. With misprediction ...
Karel Driesen, Urs Hölzle
ISCA
1998
IEEE
126views Hardware» more  ISCA 1998»
15 years 2 months ago
Switcherland: A QoS Communication Architecture for Workstation Clusters
Computer systems have become powerful enough to process continuous data streams such as video or animated graphics. While processing power and communication bandwidth of today...
Hans Eberle, Erwin Oertli
ISCA
1998
IEEE
124views Hardware» more  ISCA 1998»
15 years 2 months ago
Threaded Multiple Path Execution
This paper presents Threaded Multi-Path Execution (TME), which exploits existing hardware on a Simultaneous Multithreading (SMT) processor to speculatively execute multiple paths ...
Steven Wallace, Brad Calder, Dean M. Tullsen