Sciweavers

341 search results - page 39 / 69
» queue 2006
Sort
View
76
Voted
HPCA
2006
IEEE
15 years 11 months ago
Efficient instruction schedulers for SMT processors
We propose dynamic scheduler designs to improve the scheduler scalability and reduce its complexity in the SMT processors. Our first design is an adaptation of the recently propos...
Joseph J. Sharkey, Dmitry V. Ponomarev
93
Voted
HPCA
2006
IEEE
15 years 11 months ago
Software-hardware cooperative memory disambiguation
In high-end processors, increasing the number of in-flight instructions can improve performance by overlapping useful processing with long-latency accesses to the main memory. Buf...
Ruke Huang, Alok Garg, Michael C. Huang
MICRO
2006
IEEE
89views Hardware» more  MICRO 2006»
15 years 5 months ago
DMDC: Delayed Memory Dependence Checking through Age-Based Filtering
One of the main challenges of modern processor design is the implementation of a scalable and efficient mechanism to detect memory access order violations as a result of out-of-o...
Fernando Castro, Luis Piñuel, Daniel Chaver...
ISCC
2006
IEEE
202views Communications» more  ISCC 2006»
15 years 5 months ago
Fuzzy Logic Congestion Control in TCP/IP Tandem Networks
Network resource management and control is a complex problem that requires robust, possibly intelligent, control methodologies to obtain satisfactory performance. While many Activ...
Chrysostomos Chrysostomou, Andreas Pitsillides
GLOBECOM
2006
IEEE
15 years 5 months ago
Performance Model for a Lossless Edge Node of OBS Networks
In this paper, the performance model for a lossless OBS edge node is built with respect to the queueing performance of the transmission buffer. In contrast to the shaping effect...
Guoqiang Hu