Sciweavers

2056 search results - page 262 / 412
» time 2000
Sort
View
183
Voted
JMMA
2002
90views more  JMMA 2002»
15 years 5 months ago
Implicit Convex Polygons
Convex polygons in the plane can be defined explicitly as an ordered list of vertices, or given implicitly, for example by a list of linear constraints. The latter representation h...
Francisco Gómez, Ferran Hurtado, Suneeta Ra...
JSA
2010
102views more  JSA 2010»
15 years 4 months ago
On reducing load/store latencies of cache accesses
— Effective address calculation for load and store instructions needs to compete for ALU with other instructions and hence extra latencies might be incurred to data cache accesse...
Yuan-Shin Hwang, Jia-Jhe Li
ISLPED
2005
ACM
102views Hardware» more  ISLPED 2005»
15 years 11 months ago
Snug set-associative caches: reducing leakage power while improving performance
As transistors keep shrinking and on-chip data caches keep growing, static power dissipation due to leakage of caches takes an increasing fraction of total power in processors. Se...
Jia-Jhe Li, Yuan-Shin Hwang
VISUALIZATION
2000
IEEE
15 years 10 months ago
Achieving color uniformity across multi-projector displays
Large area tiled displays are gaining popularity for use in collaborative immersive virtual environments and scientific visualization. While recent work has addressed the issues ...
Aditi Majumder, Zhu He, Herman Towles, Greg Welch
ISLPED
2000
ACM
70views Hardware» more  ISLPED 2000»
15 years 10 months ago
An adaptive on-chip voltage regulation technique for low-power applications
In this paper we present a completely on-chip voltage regulation technique which promises to adjust the degree of voltage regulation in a digital logic chip in the face of process...
Nicola Dragone, Akshay Aggarwal, L. Richard Carley