Sciweavers

    161
    Voted
    TCAD
    2011
    231views Software Engineering» more  TCAD 2011»
    Low-Power Clock Tree Design for Pre-Bond Testing of 3-D Stacked ICs
    14 years 10 months ago
    Low-Power Clock Tree Design for Pre-Bond Testing of 3-D Stacked ICs
    Download  www.gtcad.gatech.edu
    —Pre-bond testing of 3-D stacked integrated circuits (ICs) involves testing each individual die before bonding. The overall yield of 3-D ICs improves with pre-bond testability be...
    Xin Zhao, Dean L. Lewis, Hsien-Hsin S. Lee, Sung K...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.