107
click to vote
SAC
2008
ACM
15 years 2 months ago
2008
ACM
In this work we modify the conventional row buffer allocation mechanism used in DDR2 SDRAM banks to improve average memory latency and overall processor performance. Our method as...