Sciweavers

ISPASS
2009
IEEE
15 years 10 months ago
Analysis of the TRIPS prototype block predictor
This paper analyzes the performance of the TRIPS prototype chip’s block predictor. The prototype is the first implementation of the block-atomic TRIPS architecture, wherein the...
Nitya Ranganathan, Doug Burger, Stephen W. Keckler