CAL
2010
14 years 8 months ago
2010
142
click to vote
CAL
2010
14 years 8 months ago
2010
Memory models like SC, TSO, and PC enforce load-load ordering, requiring that loads from any single thread appear to occur in program order to all other threads. Out-of-order execu...
153
click to vote
CAL
2010
14 years 9 months ago
2010
This paper describes dynamic pressure-aware associative placement (DPAP), a novel distributed cache management scheme for large-scale chip multiprocessors. Our work is motivated by...
120
Voted
CAL
2010
14 years 9 months ago
2010
Address translation often emerges as a critical performance bottleneck for virtualized systems and has recently been the impetus for hardware paging mechanisms. These mechanisms ap...
CAL
2010
14 years 9 months ago
2010
69
Voted
CAL
2010
14 years 9 months ago
2010