114
click to vote
DATE
2008
IEEE
15 years 10 months ago
2008
IEEE
This paper proposes an efficient method to find the worst case of voltage violation by multi-domain clock gating in an on-chip power network. We first present a voltage response i...